Cadence introduces full DRAM solution to accelerate IP-to-SoC level verification
New solution increases verification up to 10X enabling IP-to-SoC-level towards advanced designs containing multiple DDR interfaces
Cadence Design Systems unveils new dynamic random-access memory (DRAM) verification solution, allowing customers to test and optimize system-on-chip (SoC) designs for data center, consumer, mobile, and automotive applications, it announced in a press release on 20 January.
Thank you for visiting S&P Global AutoTechInsight.
*A subscription to News & Analysis includes four S&P Global-selected sector-specific analytical pieces per month. Access to all analytic pieces across all domains comes with a subscription to All Domains. Please click here to subscribe.
To get access to the AutoTechInsight full suite of services, please contact a sales representative by clicking here.
Already a subscriber? Please log in here
